


Figure 1 Prior Art






Figure 3b




Figure 4b




Figure 5




Figure 6

DE-MM device logic




Figure 7a




Figure 7b




Figure 7c




Figure 8




Figure 9





Figure 10






Figure 11b Learning Check Bit Masks




Figure 12 Check Bit Generation





Figure 13
Data Checking and Correction






Figure 15